Homepage of WAran Research Foundation (WARFT)

  • Increase font size
  • Default font size
  • Decrease font size
WAran Research FoundaTion (WARFT)

Waran's Student "Sharan Srinivas J" secures admissions to ETH Zurich with Funding

E-mail Print PDF
Sharan Srinivas Jagathrakshakan
M.Sc Computational Science and Engineering
ETH Zürich, Switzerland

Sharan Srinivas (Waran's Student, Batch of 2012), has been admitted under the Master Scholarship Programme, a merit based scholarship awarded by ETH Zurich to students who belong to the best 10 percent of the Bachelor programme. The scholarship consists of a partial stipend for living and study expenses and the possibility to take over an assistantship and is awarded for the entire duration of the Masters course. He is one amongst very few students around the world to have been awarded this prestigious scholarship programme and is the first ever student with a MSP who requires a visa to enter and study in Switzerland.

Last Updated on Tuesday, 08 May 2012 15:28
 

Waran's student meets Nobel Laureate "Eric Kandel"

E-mail Print PDF

Sudarshan Sekhar (WARFT 2010-11 Batch) meets Nobel Laureate Eric Kandel. Sudarshan Sekhar is a distinguished student of WARFT (Batch of 2011) who is currently pursuing his masters with complete funding at the Max Planck Institute for Biological Cybernetics at the Graduate School of Neural & Behavioural Sciences at the University of Tübingen, Germany.

Last Updated on Sunday, 06 May 2012 05:21
 

Dhi Yantra - Annual Workshop on Brain Modeling and Super Computing

E-mail Print PDF

 

Dhi means “buddhi”- the intellect. Yantra means "machine". Dhi Yantra acts as a driving force for imparting knowledge to the community about Brain Modeling and Super Computing. As a leading undergraduate research institution in India, WARFT has hosted 5 editions of this workshop over the last 6 years to tremendous response. With guest lectures from respected scientists from all over the world, this workshop has encouraged under graduate students to take up research.

This year, the conference moved away from Chennai and was conducted at the "Valluvar College of Science & Management, Karur". Here are a few pictures

Picasa SlideshowPicasa Web AlbumsFullscreen

Get the Flash Player to see this rotator.

Registrations Closed!
Last Updated on Wednesday, 18 April 2012 09:09
 

WARFT Students Present Paper at International Conferences Around World

E-mail Print PDF
Dinesh Kannan (4th Year B.E ECE, Sri Venkateswara College of Engineering) and Vignesh S. R (3rd Year B.E EEE, Sri Venkateswara College of Engineering) presented the paper "Single Neuron Development – A Neurogenesis Inspired Structure Generation Model" at the the 4th Neuroinfomatics congress conducted at Boston, MA, USA in September 2012.


Sudarshan Sekhar (4th Year B.E EEE,Hindustan College of Engineering) and Subbu Ramanathan (4th Year B.E CSE,Sri Venkateswara College of Engineering) Recently presented two papers titled
  • Energetics Based Simulation of 3D Neuronal Networks : Energetics Based Models
  • Energetics Based Simulation of 3D Neuronal Networks : Neurogenesis inspired structure generation
at the 3rd Neuroinfomatics congress conducted at Kobe,Japan. ( August 30th - September 1st 2011) . Further the two papers were published in the "Frontiers of Neuroscience" Journal.

Here are a few pictures from the conferences.
Last Updated on Wednesday, 18 April 2012 09:13
 

WARFT's Research Initiatives

E-mail Print PDF

There are two main inter-disciplinary research intiatives at WARFT. They are :

Energetics Based Neuron Models & Region-Specific Interconnectivity Prediction for Effective Drug Design

An Inter-disciplinary Research Initiative Towards Combating Human Brain Diseases

The research focus at Waran Research FoundaTion (WARFT) is towards discovery and testing of brain related drugs. This effort requires inter and multi-disciplinary research initiatives and enormous resources. Thus, WARFT conducts research through its seven research groups - Charaka, Vishwakarma, Marconi, Ramanujan, Hardy, Naren and Bhaskara. These research groups conduct unique research with active interaction between them.

Though clinical experimentation is more realistic and of paramount importance in designing the drugs, neuronal network based simulations is also of equal importance to speed up the clinical process of exactly fixing up of the composition of the drugs. For drug design and testing including their side effect, energetics based neuron models and knowledge of large scale biologically realistic neuronal interconnectivity, specific to a brain region are essential. Further, biological modeling of brain diseases essentially needs the interconnectivity pattern across the neuronal structure. Clinical research will be more efficient if predictive methods are evolved to use experimental data to arrive at possible faults characterizing a disease. This interconnectivity prediction is bound to help the clinical researchers while drawing in their data and expertise.

Multi MIllion Neuron interconnectivity - Dendrite Axon Soma and Synapse (MMINi-DASS) - the flagship project of WARFT, belonging to CHARAKA group, endeavors to facilitate discovery of brain drugs through a systematic and detailed models of single neurons and neuronal interconnectivity prediction of specific regions of the brain. The MMINi-DASS project upon completion will assist clinical research in order to expedite drug discovery.

Future Generation Super-Computing Cluster

Traces of Multiple Applications run without space - time sharing in every Node

The immense computational demand imposed by the MMINi-DASS project, has given rise to the novel supercomputer design paradigm known as the MIP SCOC. The MIP approach attempts a very fine grain physical and logical integration of memory and logic by incorporating the memory within the logic. In the MIP SCOC architecture, memory is physically and logically integrated with the functional units of the processor. This bit-level integration of processing logic and memory has led to the creation of basic MIP Cells, with which varied classes of functional units are developed. The MIP SCOC architecture includes powerful functional units(ALFU - Algorithm Level Functional Units) like chain matrix adders, multipliers, sorters, multiple operand adders and graph theoretic units like Depth-First-Search, Breadth-First-Search. This introduces a higher level of abstraction through the algorithm-level instructions (ALISA). A single ALISA is equivalent to multiple parallel VLIW. The MIP SCOC Node is organized into heterogeneous multi-cores. For high bandwidth communication across these cores, an On Node NETwork(ONNET) architecture has been designed. This architecture uses MIN Structure for switching instead of crossar and hence increasing the scalability. It has reduced control complexity due to hierarchical organization of routers.

The MIP SCOC architecture includes an on-chip compiler (Compiler-On-Silicon) to generate the ALISA and scalar instructions to feed the ALFUs of the MIP SCOC node. The Primary COS (PCOS) partitions the incoming application libraries. Each Secondary COS(SCOS) generates and schedules the ALISA binary instructions to the respective functional units of the heterogenous cores. A distributed control design is employed specific to ALFU population type (forming different heterogeneous cores) enabling parallel operation of a very large number of ALFUs. The complete design and fabrication of MIP-SCOC node is made feasible by resorting to a new design and implementation paradigm, called CUBEMACH (Custom Built Heterogeneous Multi Core Architectures), developed at WARFT [refer Center Page Diagram].The cost-effectiveness is achieved due to the fact that the CUBEMACH design paradigm helps create an architecture for a single user for executing multiple independent applications without space time sharing.

The MIP SCOC paradigm helps Simultaneous Multiple Application (SMAPP) execution in a cluster where traces of independent applications are run without space time sharing within every node, unlike the conventional approaches. The SMAPP concept besides being flexible enough for cost sharing across multiple users, will provide the requisite performance for individual applications by utilizing the heterogeneous cores efficiently across the traces of the independent applications. 

View Recent Publications 

 Page Top

 
More Articles...
  • «
  •  Start 
  •  Prev 
  •  1 
  •  2 
  •  Next 
  •  End 
  • »


Page 1 of 2

Menu