Homepage of WAran Research Foundation (WARFT)

  • Increase font size
  • Default font size
  • Decrease font size

All Papers

E-mail Print PDF

Vishwakarma(High Performace Computing Group) :

  1. N.Venkateswaran et al, "Performance and Energy Efficient Cache System Design: Simulataneous Execution of Multiple Applications on Heterogeneous Cores" , presented at the Annual Symposium on VLSI 2013, ISVLSI - 13 at Natal, Brazil.
  2. N. Venkateswaran et al, "SCOC IP cores for Custom Built Supercomputing nodes", presented at the Annual Symposium on VLSI 2012, ISVLSI - 12 at University of Massachusetts Amherst
  3. N. Venkateswaran et al, "Compilation Acceleration on Silicon"", presented at the Annual Symposium on VLSI 2012, ISVLSI - 12 at University of Massachusetts Amherst
  4. N. Venkateswaran et al, "WIMAC - A Novel Many core simulator for very large clusters running multiple applications", demonstrated at the International Supercomputing Conference (ISC 2012), Hamburg Germany
  5. N. Venkateswaran et al, "Custom Built Heterogeneous Multi-core Architectures (CUBEMACH): Breaking the conventions", presented at the Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on Parallel and Distributed Computing
  6. "Towards Modeling and Integrated Design Automation of Supercomputing Clusters (MIDAS)", presented at the 24th International Supercomputing Conference ISC 09, held at Rome, Italy
  7. “Towards Node Architecture Designs for Realizing High Productivity Supercomputers”, presented at the pre-conference of 23rd International supercomputing conference 2008 (ISC 08) held at Dresden, Germany.
  8. “On the concept of simultaneous execution of multiple applications on hierarchically based cluster and the silicon operating system,” in , 2008, 1-8, doi:10.1109/IPDPS.2008.4536347.
  9. "The MIP Project: Evolution of a Novel Supercomputer Architecture,MEmory access DEcoupled Architectures (MEDEA) Workshop, held in conjunction with Parallel Architectures and Compilation Techniques (PACT),2003
  10. "Memory In Processor: A Novel Design Paradigm for Supercomputing Architectures",ACM Computer Architecture News,2004
  11. "Memory In Processor-Supercomputer On a Chip: Processor Design and Execution Semantics for Massive Single-Chip Performance",International Parallel and Distributed Processing Systems (IPDPS),2005
  12. "High Performance Low Power Single Chip Reconfigurable Supercomputer for High-End Aerospace Applications", 8th International Conference on Military Aerospace Applications of Programmable Logic Devices, Washington DC,2005
  13. "Parallel Mapping of Simultaneous Multiple Applications (SMAPP) on a Multihost Hierarchical MIP SCOC Cluster",WARFT Workshop on Brain Modelling and Supercomputing, Chennai, India. March,2006
  14. "Memory Efficient Application Execution in MIP SCOC,WARFT Workshop,2006"

 Charaka(Brain Modelling Group) :

  1. "Energetics based spike generation of a single neuron: simulation results and analysis", a journal Published in Frontiers in neuroenergetics, 2012
  2. "A Space Time Energetics Model for Intracellular Organelles of a Single Neuron - to Link Morphology with the Functions of a Brain Speci c Region",  Bernstein Conference 2012, Munich, Germany, Sept 2012.
  3. "Morphology and Synaptic Characteristics Based Prediction of Visual Cortex Spike Properties for Different Functions",  International Neuroinformatics Coordinating Facility, 2012 
  4. "Single Neuron Development - Neurogenesis Inspired Structure Generation", International Neuroinformatics Coordinating Facility, 2011
  5. "Energetics based simulation of 3D Neuronal Network - Energetics Model", International Neuroinformatics Coordinating Facility, 2010
  6. "Energetics based simulation of 3D Neuronal Network - Neurogenesis Inspired 3D Structure generation", International Neuroinformatics Coordinating Facility, 2010
  7. “MMINi-DASS - Large-scale Brain Circuit Construction and Simulation for Interconnectivity Prediction, Frontiers in Neuroinformatics” (Neuroinformatics 08, Stockholm, Sweden)
  8. “On the Concept of Post Synaptic Current Tunneling Towards Modeling the Thought Process”, Towards a Science of Consciousness, Biennial Conference, Tucson, Arizona, March 8-11,2006
  9. "Microprocessor Design Automation: A DNA Based Evolutionary Approach", Brain Inspired Cognitive Systems (BICS 2006), Greece
  10. "DNA Based Evolutionary Approach for Microprocessor Design Automation", International Conference on Adaptive and Natural Computing Algorithms (ICANNGA 07, Poland),2006
  11. “Simulation Model for predicting The Multi-Million Neuron Interconnectivity involving Dendrites-Axon-Soma-Synapse of the Brain Regions whose BOLD-fMRI is known and Evolution of a Neurophysiologically Inspired Supercomputing Architecture for Modeling the Respective Brain Regions”, Max Planck Institute of Medical Research Workshop, Data driven Modeling and Computational Neuroscience(DMCN) 2005, Heidelberg, Germany,2005
  12. “Towards Predicting Multi-Million Neuron Interconnectivity involving Dendrites-Axon-Soma Synapse: A Simulation Model”, 7th International Conference on Computational Intelligence and Natural Computing in conjunction with 8th Joint Conference on Information Sciences (JCIS 2005) July 21 - 26, 2005, Salt Lake City, Utah,2005
  13. “Predicting the Morphology of Arbitrary Dendritic Trees through Simulated Annealing”, Engineering Intelligent Systems[EIS '04], Portugal, sponsored by International Computing Sciences Conference (ICSC) NAISO, and in co-operation with IEEE TC 2004.
  14. "A Novel Perspective into the Neuronal Encoding along the Retinal Pathway Employing Time Frequency Transformation: Part-I - For Object,Brain Inspired Cognitive Systems,2004
  15. "A Novel Perspective into the Neuronal Encoding along the Retinal Pathway Employing Time Frequency Transformation: Part-II - For Color",Brain Inspired Cognitive systems,2004
  16. "Partitioned Parallel Processing Approach for Predicting Multi-Million Neuron Interconnectivity in the Brain Involving Soma-Axon-Dendrites-Synapse : A Simulation Model", Brain Inspired Cognitive Systems,2004
  17. “General Purpose Processor Architecture for Stochastic Biological Neuronal Assemblies (NAM)”, The 5th International Conference on Evolvable Systems: From Biology to Hardware,2003
  18. "NAM For Massive Neuronal Assembly Modeling: Part-I, Processing Elements”,The 6th International Conference on Computational Intelligence and Natural Computing 2003.
  19. "NAM For Massive Neuronal Assembly Modeling: Part-II The Array Architecture”, The 6th International Conference on Computational Intelligence and Natural Computing 2003

 Naren (Fault Tolerance Group):

  1. "Analysis of Bit Transition Count for EDAC Encoded FSM", 9th IEEE International Online Testing Symposium, Kos Island, GREECE,2003
  2. "Super Scalar Architecture For Billion Device Combinational And Sequential Circuit Test Design",39th IEEE AUTOTESTCON,2003
  3. "An Encoding Scheme for Instruction, Data and Address in a Multi-GHz Processor for Concurrent crosstalk Fault Detection", 12th IEEE North Atlantic Test Workshop, Guerney's Inn at the Sea Montauk, New York, USA,2003
  4. "On Complete Deterministic Testing Logic in BIST for High Availability systems", 4th Workshop on RTL and High Level Testing,2003
  5. "Crosstalk Fault Tolerant Processor Architecture - A Power Aware Design",The IEEE International Workshop on Electronic Design, Test and Applications (DELTA),2004
  6. "Architecture Design in Finite Field (GFm) to achieve High Reliability in Multi GHz Processing", 13th IEEE North Atlantic Test Workshop (NATW).,2004
  7. "Low power Fault Tolerant Digital Filter Design", North Atlantic Test Workshop,2004
  8. "Analysis of Crosstalk Masking of Electromigration and On-Chip Tracking of Interconnect Aging",IEEE 14th North Atlantic Test Workshop May 11-13, 2005 The Inn at Essex Essex Junction, VT, USA,2005
  9. "A Novel Integrated Approach for Low Power Testing and Fault Tolerance in Flash Type Analog to Digital Converters", The 12th IEEE North Atlantic Test Workshop,2003
  10. "Frequency Domain Testing of General Purpose Processors at the Instruction Execution Level",2nd IEEE International Workshop on Electronic Design, Test and Applications (DELTA),2004
  11. "Fault Tolerant Bus Architecture For Deep Submicron Based Processors",ACM SIGARCH news,2004
  12. "Digital Model for Interconnect Analysis",23rd IEEE CAS, Norchip, Finland 2005

 Bhaskara(Signal Processing Group) :

  1. "A 90nm Low Power Chip Design for High Performance DSP Applications",CoolChip VI Symposium, Japan, in conjecture with IEEE, April,2002
  2. "Low Power Sparse Matrix Solvers for DSP Applications",2004
  3. "High Performance Low Power Number System for DSP Processors",WARFT Workshop on Brain Modelling and Supercomputing, Chennai, India.
  4. "Emerging Impact of DSM Technology on DFT and FFT Architectures",International Signal Processing Conference ISPC 2003, Dallas.,2002
  5. "A Mixed number system based Low Power High Performance Arithmetic Architecture for DSP Applications",International Signal Processing Conference ISPC 2003, Dallas.,2002

 

 

Menu